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Surface potential is a key parameter in evaluating the DC property of thin-film tran-
sistors (TFTs). In this paper, for the junctionless symmetric double-gate polysilicon
TFTs, a physical-based explicit calculation to surface potential has been derived.
Incorporating impurity concentration, mobile charge and trap density into Poisson’s
equation, a closed form of band bending as a function of gate voltage is obtained and
demonstrated as an accurate and computationally efficient solution. Based on surface
potential, a drain current model for long-channel devices is provided in explicit forms.
Furthermore, it is verified successfully by comparisons with both 2D numerical sim-
ulation and experimental data in different operation regions. C© 2014 Author(s). All
article content, except where otherwise noted, is licensed under a Creative Commons
Attribution 3.0 Unported License. [http://dx.doi.org/10.1063/1.4892609]
I. INTRODUCTION
A significant distinction between junctionless (JL) and inversion mode (IM) of polysilicon
thin-film transistors (poly-Si TFTs) is that the channel of JL device is heavily doped of the same
type and a similar magnitude of concentration as the source and the drain. Thus, it can skip junction
formation issues and greatly simplify fabrication. Recently, the JL poly-Si TFTs1–4 have been shown
as attractive devices because they possess excellent turn-on and output characteristics, an improved
subthreshold swing, a large ON-current, a high ON/OFF-current ratio, etc. Also, it is feasible to
apply JL scheme for large-area electronics as well as 3D stackable poly-Si based electronics.1
As a counterpart of JL poly-Si TFTs, JL MOSFETs have several compact models.5–7 A compact
model, unlike a simple device model or a comprehensive computer simulation model used for under-
standing the device physics, provides both accuracy and computational efficiency due to the limited
simulation time. Model based on charge density5 has been developed for JL symmetric double-gate
(SDG) MOSFETs, which applies a coarse finite-different approximation. Furthermore, it is shown
that the model is valid in all regions of operation, from fully depletion to accumulation. Also, for a
SDG JL MOSFET, Taur et al.6 proposed a physical relation between surface potential and potential
at the center film for a given gate voltage, but an explicit solution cannot be obtained. Subsequently, a
surface-potential-based model7 for SDG JL MOSFETs was established, and simplified calculations
for surface potential and drain current were carried out in different operation regions. Although
this regional approximation has its limitation, it comes out that the approximations so far are quite
accurate and well sounded.
Due to the further exploitation and the use of the JL poly-Si TFTs in circuits, it is mandatory
to develop the physics-based and feasible device model. Nonetheless, few studies in literature have
been carried out to develop a physical and compact model for the JL poly-Si TFTs. In this work, to
develop a complete and compact model, we present an explicit scheme to efficiently compute the
surface potential by using the regional approach, which is capable of reducing computation time
and providing excellent accuracy. Further calculations for drain current have been derived to well
aAlso at Department of Engineering and Computer Science, University of Central Florida.
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FIG. 1. Diagram of the structure of an n-type JL symmetric double-gate poly-Si TFT.
predict the DC characteristics in a wide range of operation regions, i.e., from subthreshold, partial
depletion, to accumulation, and from linear to saturation.
II. CALCULATION OF SURFACE POTENTIAL
As shown in Fig. 1, we assume a junctionless symmetric double-gate poly-Si TFT with chan-
nel length L, polysilicon film thickness tfilm, oxide thickness tox, and a uniform n-type impurity
concentration Nd within the channel and S/D regions. The polysilicon material has an exponential
acceptorlike deep state density as g(E) = gd exp( E−ECqφG ), where gd and qφG are the deep state density
at the conduction band edge EC and its inverse slope, respectively. These trap-related parameters can
be determined by the field-effect conductance method,8, CV measurements,9 fitting to experimental
data,10 etc.
Although junction-based and junctionless devices are very similar, the operating principle of
junctionless poly-Si TFTs is quite different from that of the conventional IM TFTs. In subthreshold
region (Vgs ≤ Vth), the gate field pushes the majority carriers away from the surface, and a highly
doped channel of JL device is fully depleted (FD). Moreover, the device turns off by making the
channel fully depleted. As the gate voltage increases (Vth < Vgs < V f b), the electric field reduces and
a neutral region is created at the device center. In the flatband condition (Vgs = V f b), the depletion
width reduces to be zero and a completely neutral film is formed. Thereafter, by increasing the gate
voltage further (Vgs > V f b), the majority carriers accumulate and essentially flow at the surface,
which is different from the minority carriers of the IM devices. Thus, the device is on.
If energy zero point locates at midgap, the one-dimensional Poisson equation in the direction

















where Nta0 = gd(πkT/sin (πφt/φG))exp (φf0/φG) when φt < φG,11 and φf0 = (Ef0 − EC)/q. Herein,
ϕ is the electrostatic potential, εsi is the polysilicon material permittivity, q is the electronic charge,
V is the quasi-Fermi potential, φt is the thermal voltage, and Ef0 is the Fermi potential: Ef0 = φt
ln (Nd/ni). We would like to stress that, except the sign of the ionized donor charge density Nd,
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Poisson’s equation in (1) is the same as that in conventional IM poly-Si TFTs. Nevertheless, the
principle of operation is totally different. Although an accurate calculation for the undoped IM
poly-Si TFTs has been obtained,12 this approach is linked to the IM case, and the solution for
surface potential of JL poly-Si TFTs requires different modeling methods. This is developed as the
following.
Equation (1) must satisfy the following boundary conditions:
dϕ
dx






where x = ±tfilm/2 and x = 0 correspond to polysilicon/SiO2 interfaces and the film center, respec-
tively.



































where ϕ0 is the potential at the center of film. Note that, in the subthreshold mode, the gate field
is of opposite sign and pushes the electrons away from the surface. In the partially depletion (PD)
mode, the field is relative small. While in the accumulation case, JL device eventually reverses the
field but the field magnitude remains much smaller than that of IM devices.
Using the Gauss’ law at the interface, the relation of ϕs and ϕ0 with gate bias Vgs becomes
Vgs − V f b − ϕs = εsi
CO X
E(ϕs) (4)




Qfix is the fixed oxide charge and assumed to be zero. In addition, the threshold voltage Vth is







Equation (4) establishes an implicit relationship between ϕs and Vgs . In general, (4) cannot be
calculated in a closed form. In fact, surface potential ϕs can be only solved accurately using an
iterative numerical approach which poses a severe computational burden. An explicit approximation
of (4) can be obtained by using a regional approach and making some assumptions. In general, a
distinction can be made in three different operation regions, namely accumulation, partial depletion
and fully depletion.
A. Potential in accumulation
In the case of accumulation (Vgs > V f b), a high mobile carrier density exists in channel,
and screens the electric field. Therefore, ϕ0 is assumed to be frozen at ϕ0 ≈ V in accumulation.
Furthermore, we propose to omit the contributions of donor and trap states due to the accumulation
of electrons. Consequently, (4) simplifies into












Neglecting “-1” term in (5), Eq. (5) is the same as the strong inversion case in IM MOSFETs,
and therefore, surface potential in accumulation denoted by ϕas , can be solved as
13













,  = exp(−V/φt ), and W0 stands for the principal branch of the Lambert W
function.
Because of neglecting “-1” term in (5) before attempting the solution (6), errors are introduced
around V f b, where surface potential should approach V , i.e., ϕas ≈ ϕ0 ≈ V , due to the flatband
condition. As a consequence, for a more accurate result, we modifies the above solution to








where δ = Gφt + V .
B. Potential in partially depletion
In the case of PD mode (Vth < Vgs ≤ V f b), the energy band bends up and the sign function in
(3) becomes negative due to ϕ < 0. Moreover, in this case, the mobile charge density is negligible
with respect to the fixed charge density, and therefore, (4) becomes
















− Nd (ϕs − ϕ0)
}1/2
(8)
where Nta = Nta0 exp(−V/φG).
Replacing −ϕs by s, leads to
















+ Nd (s + ϕ0)
}1/2
(9)
where vgb = −(Vgs − V f b).
The normalized form of (9) can be written as
(xg − xs)2 = G2T [xs + θ exp(−xs) + A] (10)
where xg = vgb/φG , xs = s/φG, GT =
√
2qεsi Nd/φG/CO X , θ = Nta/Nd, and A = ϕ0/φG −
θexp (ϕ0/φG).
In the PD case, θ and s are small values due to the high level of Nd, and therefore, Taylor
expansion (i.e., exp(−xs) ≈ 1 − xs + x2s /2) is applied to the solution of (10). As a result, (10) can
be rearranged as
ax2s − bxs + c = 0 (11)
where a = 1 − 0.5G2T θ , b = 2xg + G2T (1 − θ ), and c = x2g − G2T (A + θ ).
Here, following a mathematical procedure to obtain the solution of a quadratic equation, one
derives





Consequently, the surface potential in the PD mode (i.e., ϕ ps ) is determined as
ϕ ps = −xsφG . (13)
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C. Potential in fully depletion
Limited to the case of fully depleted mode (Vgs ≤ Vth), namely subthreshold region, using the
depletion approximation, we have




It should be noted that (8) is also valid to the FD mode. Hence, (8) can be rewritten as



















Since the film is heavily doped and ϕs < 0, the Taylor expansion of the argument inside the
square root in (15) with only first-order terms allows (15) to be rewritten as




















vG − vs + C = β exp(vs) (17)




= q Nd t f ilm2CO X φG , and β = −






Multiplying exp(vG − vs + C) in both sides of (17), it can be re-expressed as
(vG − vs + C) exp(vG − vs + C) = β exp(vG + C). (18)
Apparently, the normalized surface potential in (18) can be solved explicitly by making use of the
Lambert W function, i.e.,
vs = vG + C − W0[β exp(vG + C)]. (19)
As a result, the surface potential in the FD mode (i.e., ϕ fs ) is given by
ϕ fs = vsφG . (20)
D. Combining the models
In addition, for a complete modeling, we have to model ϕ0. In the subthreshold region, once
surface potential is given by (20), ϕ0 can be calculated by using (14). If we make further simplifying
assumption that the exponential deep state density can be ignored because of the highly doped
polysilicon layer, ϕ0 limited to the subthreshold region (i.e., ϕ
f
0 ) can be solved in the way the same
as JL MOSFET,6 i.e.,
ϕ
f






In the accumulation region, as we mentioned above, ϕ0 is approximated as V . In the transi-
tion region between accumulation and subthreshold regions, we rely on a smoothing function for
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where m0 is a parameter that fits the transition.
The surface potential predicted by (7), (13) and (20) matches well with the numerical solution
while giving some errors due to the application of simplifying assumptions during the derivation. In
order to improve the accuracy, analogous to our previous studies,12 corrections based on one-step
iterative method can be used. In addition, the transitions between adjacent regions are linked by
smoothing functions as required.
III. DERIVATION OF THE DRAIN CURRENT
A special and important case in JL devices is the hybrid channel.5, 7 It means that a part of
the channel is in accumulation, i.e., from the source to some flatband position (A point) along the
channel, and the rest is in partially depletion, i.e., from the flatband coordinate (A point) up to the
drain node. If A ≤ 0, no accumulation layer is created, if A = L, the whole channel is accumulated,
and if 0 < A < L, the current flows in hybrid channel. In other words, if Vgs ≥ V f b + Vds , the whole
channel of the JL TFTs is in the accumulation mode. If V f b < Vgs < V f b + Vds , the device is in
hybrid channel. If Vth < Vgs ≤ V f b, the whole channel is in the PD mode. Finally, if Vgs ≤ Vth , the
whole channel is in the FD mode, entering into the subthreshold region.
Thus, for the hybrid channel, the channel can be divided into two parts, and the total current has
to be written as the sum of two components, i.e.,









where W is the channel width, μeff is the effective mobility, Ni is the induced free charge in the
channel, and VA is considered as the voltage at the point A which is approximately given by V f b.
To obtain an explicit calculation of the drain current, we use the effective donor density of
Ndeff to represent the contributions of both the impurity concentration and trap state density, i.e.,
Ndef f ≈ Nd − Nta0 exp( ϕs−VφG ).
In the case of accumulation condition, the drain current is approximated by




[2CO X (Vgs − V f b − ϕs) + q Ndef f t f ilm]dV . (24)
In this case, differentiating (5) with respect to ϕs leads to
dV
dϕs
= 1 + 2φt
Vgs − V f b − ϕs . (25)
Merging (25) into (24) and integrating, we have
Ia = Wμe f f
L
[ f (ϕss) − f (ϕ f b)] (26)
f (ϕs) = −CO X (Vgs − V f b − ϕs)2 + 4CO Xφtϕs
+q Ndef f t f ilmϕs − 2q Ndef f t f ilmφt ln 1
Vgs − V f b − ϕs (27)
where ϕss and ϕfb are the surface potentials in source and A point, respectively, which are the
solutions of (7) with V = 0 and V = VA, respectively.
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FIG. 2. Plot of the channel potentials vs gate voltage. Parameters used for simulation: tox = 8 nm, Nd = 1 × 1019cm−3,
V = 0, tfilm = 10 nm, gd = 1 × 1019cm−3eV −1, and φG = 0.1 V.
Similarly, in the PD case, we adopt the relation,7 i.e.,
dV
dϕs
= 1 − 2(Vgs − V f b − ϕs)
κ
(28)
where κ = 2qεsi Nd/C2O X .
As a consequence, the drain current in PD mode becomes
Ip = Wμe f f
L
[h(ϕsL ) − h(ϕ f b)] (29)
h(ϕs) = −CO X (Vgs − V f b − ϕs)2
+4CO X
3κ
(Vgs − V f b − ϕs)3
+q Ndef f t f ilm[ϕs + (Vgs − V f b − ϕs)2/κ] (30)
where ϕsL is the surface potential in drain end.
If the channel is completely accumulation, we can only use (26) to predict the drain current and
VA should tend to Vds . On the other hand, if there is only PD condition, (29) can be used with VA
equal to the source voltage. Hence, in order to guarantee the expressions are continuous and smooth,
we apply a smoothing function14 to link different operation regions, i.e.,
VA = Vds
[1 + a2 exp(−a2(Vgs − V f b))]1/2 (31)
where a2 determines the smoothness and obtains the best accuracy in the transition regime when it
is set to 6.14
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FIG. 3. Plot of the channel potentials vs gate voltage with different tfilm. Parameters used for simulation are the same as
Fig. 2 except for gd = 1 × 1020cm−3eV −1.
FIG. 4. Plot of the channel potentials vs gate voltage with different tox. Parameters used for simulation are the same as
Fig. 2 except for Nd = 1.1 × 1019cm−3.
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FIG. 5. Comparison between modeled (curves) and 2D numerical (markers) results with (a) transfer characteristics and
(b) output characteristics.
In the subthreshold region (i.e., FD case), the drain current is an exponential function of the
gate voltage. Consequently, we use the following expression15 to describe the total current in all the
operation regions, i.e.,
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FIG. 6. Comparison of transfer characteristics between modeled (curves) and 2D numerical (markers) results with different
tfilm.Other parameters used for simulation are the same as Fig. 5. The inset shows the comparison of threshold voltage between
calculation (curves) and extraction from ATLAS (markers).










where η is an empirical subthreshold ideality factor, and VGef f is the effective gate voltage which
combines the current from subthreshold to above-threshold regions and is defined as
VGef f = − ln{1 + exp[a3(Vth − Vgs)]}
ln(1 + ea3 ) . (33)
Herein, the variable a3 can be set to 3. Therefore, when Vgs  Vth , VGef f tends to be zero and Ids
is determined by Ia + Ip. On the other hand, when Vgs  Vth , VGef f is approximated by Vgs − Vth ,
and Ids varies exponentially with Vgs − Vth .
IV. MODEL VERIFICATION AND DISCUSSION
To verify the proposed model, comparisons between the numerical results of (1)-(4) and our
proposed solution are shown in Figs. 2–4. It can be clearly seen from Fig. 2 that, the explicit result
matches perfectly well with the exact numerical one over a wide range of operation regions. When
Vgs > V f b, the energy band bends down near the surfaces (ϕs > 0), and thus the devices enter into
accumulation region. Besides, ϕ0 is approaching zero. When Vgs < V f b, the energy band bends up.
Limited to Vth < Vgs < V f b, i.e., PD mode, ϕ0 is in the vicinity of zero. While in the FD mode, viz,
Vgs < Vth , both ϕ0 and ϕs vary with gate voltage sharply.
The behaviors of ϕ0 and ϕs as a function of gate bias with various film thicknesses and oxide
thicknesses are shown in Figs. 3 and 4, as well as the comparisons with numerical results. The
film thickness and oxide thickness have a strong impact on the characteristics in the subthreshold
region, while they weakly influence the accumulation and PD cases due to the screen of the electric
field. Moreover, according to the threshold voltage expression7 mentioned before, both tfilm and
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FIG. 7. Comparison between modeled results (curves) and experimental data4 (markers) with (a) transfer characteris-
tics and (b) output characteristics. Parameters used for simulation: tox = 17 nm, Nd = 1 × 1019cm−3, tfilm = 2 nm,
gd = 1 × 1019cm−3eV −1, φG = 0.1 V, μ0 = 0.26cm2V −1s−1, χ = 0.055V −2, and η = 3.
tox are the relative dominant terms. As a result, Vth shifts as tfilm or tox changes. Furthermore, in
the subthreshold region of Fig. 3, as tfilm decreases, ϕ0 − ϕs becomes smaller because of the fully
depletion approximation in (14).
To validate the model, drain current modeling is confronted to ATLAS simulations. The fol-
lowing parameters are chosen for ATLAS 2D simulation in Figs. 5 and 6: L = 10μm, tox = 7 nm,
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Nd = 1 × 1019cm−3, gd = 2 × 1019cm−3eV −1, φG = 0.1 V, and μe f f = 30cm2V −1s−1 which is
setting as a constant. The fitting parameter η used for the proposed model is chosen as η = 3. From
Figs. 5(a) and 5(b), we can see that the modeling characteristics of the long-channel device with tfilm
= 10 nm, are fairly good in predicting the results of 2D numerical simulation solved by ATLAS.
In Fig. 6, when tfilm is decreased to 6 nm, the subthreshold characteristics move towards positive
gate voltage, which is coincident with the behavior of surface potential varied with tfilm in Fig. 3. In
addition, since threshold voltage Vth is a key parameter, when tfilm varies, we compare the calculation
result of Vth with the extraction from ATLAS, which is shown in the inset. It is clearly seen that the
film thickness has a strong impact on the threshold voltage. Moreover, a good prediction is obtained.
To further validate our calculation model, we have compared our solution directly with experi-
mental data.4 The cross-section of channel with 2-nm-thick nano-belt structure4 can be approximately
modeled by the double-gate structure. In addition, the gate length (L) of the device is 1 μm. From
Fig. 7, it is clear that the calculated results are in good agreement with the measured ones in the sub-
and above-threshold regions. Moreover, in Fig. 7(b), since the junctionless structure is used, kink
effect significant in conventional IM poly-Si TFTs is absent, which occurs when electrical field near
the drain is high enough. Furthermore, the increment in the saturation current is decreased as gate
voltage is increased. This behavior can be explained by the surface scattering at higher gate bias.4
As a result, the effective mobility is expressed as μe f f = μ0/(1 + χV 2gs), where μ0 is the maximum
mobility and χ is the scattering factor.
V. CONCLUSION
This paper presents a closed-form compact model to describe the behavior of the potentials at
the surface and at the center of the doped polysilicon layer in JL SDG poly-Si TFTs. The calculation
of surface potential as a function of gate voltage in different operation modes is done without the
need to solve any transcendental equation or introduce adjusting parameters. The solution of surface
potential is validated using a rigorous numerical simulation and obtaining an excellent agreement
between them. Prediction of the drain current model based on surface potential is also validated with
ATLAS simulation and experimental data. The expression presented here can be applied directly for
modeling current for JL SDG poly-Si TFTs in a wide range operation regions.
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